![]() Meher, P.K.: New approach to look-up-table design and memory based realization of FIR digital filter. In: International Conference on Signals, Circuits and Systems (2008) Yi, Y., Woods, R., Ting, L.-K., Cowan, C.F.N.: High speed FPGA based implementations of delayed LMS filters. In: Proceedings of IEEE International Symposium Circuits System, pp. Meyer, M.D., Agrawal, D.P.: A modular pipelined implementation of a delayed LMS transversal adaptive filter. Meher,P.K., Park, S.Y.: Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm. In: 7th International Conference on Communication, Computing and Virtualization (2016) Mankara, P.J., Pundb, A.M., Ambhorec, K.P., Anjankard, S.C.: Design and verification of low power DA-adaptive digital FIR filter. In: Proceedings of IEEE International Symposium Circuits System (ISCAS), pp. Meher, P.K., Maheshwari, M.: A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm. Van, L.-D., Feng, W.-S.: An efficient systolic architecture for the DLMS adaptive filter and its applications. Safarian, C., Ogunfunmi, T., Kozacky, W.J., Mohanty, B.K.: FPGA implementation of LMS-based FIR adaptive filter for real time digital signal processing applications. Prentice-Hall, Upper Saddle River, NJ, USA (1996) Haykin, S.: Adaptive Filter Theory, 5th edn. Meher, P.K., Park, S.Y.: Area-delay-power efficient fixed-point LMS adaptive filter with low adaptation-delay. Long, G.-H., Ling, F., Proakis, J.G.: The LMS algorithm with delayed coefficient adaptation. 56(6), 1192–1201 (2008)Īntelo, F., Montuschi, P., Nannarelli, A.: Improved 64-bit radix- 16 booth multiplier based on partial product array height reduction. He, Y., Chang, C.-H.: A new redundant binary booth encoding for fast 2n-bit multiplier design. Kuang, S.R., Wang, J.P., Guo, C.Y.: Modified booth multipliers with a regular partial product array. ![]() Kang, J.-Y., Gaudiot, J.L.: A simple high-speed multiplier design. Elsevier Inc., The Boulevard, Langford Lane, Kidlington, Oxford, UK (2019) Tan, L., Jiang, J.: Digital Signal Processing Fundamentals and Applications, 3rd edn. Jones, D.L.: Learning characteristics of transpose-form LMS adaptive filters. From the implementation of a multiplier less adaptive filter on FPGA, reduction of power consumption was achieved for transposed form of DLMS ADF with the proposed LUT-based multiplier as compared to direct form of DLMS ADF with lutless multiplier. Another approach is to eliminate the LUT required for the multiplier block by utilizing symmetries in odd multiples of filter partial product. With some modifications, the LUT based multipliers can be optimized and can also be implemented in adaptive filters in its transposed form. The main advantage of DA-based designs is that it utilizes a lookup table (LUT) that stores the filter partial product. Many multiplier-less approaches such as Distributed Arithmetic (DA) have been adapted to design FIR filters with constant coefficients. ![]() Moreover, presence of multipliers in the critical path of the filter increases its computational time and power consumption. With increase in filter order, the complexity involved with conventional multipliers also increases and its implementation becomes uneconomical. Multipliers are required to compute the FIR filter partial product and coefficient updation. This paper presents a multiplier less architecture for delayed LMS adaptive filter in its direct form and transposed form.
0 Comments
Leave a Reply. |